

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/879,197	06/13/2001	Michio Komoda	027260-468	4052	
7590 05/25/2005			EXAMINER		
Platon N. Mandros			FERRIS III, FRED O		
•	NE, SWECKER & MATI	HIS, L.L.P.			
P.O. Box 1404	404		ART UNIT	PAPER NUMBER	
Alexandria, VA 22313-1404			2128		
			DATE MAILED: 05/25/2005	· ·	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		09/879,197	KOMODA ET AL.		
		Examiner	Art Unit		
	•				
The MAILING F	ATE of this communication and	Fred Ferris ears on the cover sheet with the c	2128		
Period for Reply	ATE OF this communication app	ears on the cover sheet with the c	orrespondence address		
THE MAILING DATE  - Extensions of time may be a after SIX (6) MONTHS from  - If the period for reply specific  - If NO period for reply is spec  - Failure to reply within the set	OF THIS COMMUNICATION. vailable under the provisions of 37 CFR 1.13 the mailing date of this communication. ed above is less than thirty (30) days, a reply iffied above, the maximum statutory period w cor extended period for reply will, by statute, fice later than three months after the mailing	Y IS SET TO EXPIRE 3 MONTH( 36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE date of this communication, even if timely filed	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status					
1) Responsive to d	communication(s) filed on <u>6 Jan</u>	nuary 2005.			
2a)⊠ This action is FI					
3) Since this applic	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4a) Of the above 5) ☐ Claim(s) 6) ☑ Claim(s) <u>1-3,5 a</u> 7) ☐ Claim(s)		vn from consideration.			
Application Papers					
10)⊠ The drawing(s) f Applicant may not Replacement draw	request that any objection to the owing sheet(s) including the correction	r.  ☑ accepted or b) objected to drawing(s) be held in abeyance. See ion is required if the drawing(s) is objection.	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C.	§ 119				
a)⊠ All b)□ Son  1.⊠ Certified of  2.□ Certified of  3.□ Copies of applicatio	ne * c) None of: copies of the priority documents copies of the priority documents the certified copies of the prior n from the International Bureau	s have been received in Application ity documents have been received	on No ed in this National Stage		
Attachment(s)					
1) Notice of References Cite	d (PTO-892)	4) Interview Summary	(PTO-413)		
2) 🔲 Notice of Draftsperson's P	ratent Drawing Review (PTO-948) atement(s) (PTO-1449 or PTO/SB/08)	Paper No(s)/Mail Da			

### **DETAILED ACTION**

1. Claims 1-6 have been presented for examination based on applicant's amendment filed on 6 January 2005. Applicants have cancelled claim 4. Amended claims 1-3 and 5-6 remain rejected by the examiner.

# Response to Arguments

2. Applicant's arguments filed 6 January 2005 have been fully considered but they are not persuasive.

Regarding applicant's response to claim objections: The examiner withdraws the objection to claim 1 in view of applicant's amendment to the claims filed 6 January 2005.

However, in response to applicant's arguments, the recitation relating to estimating delay time "while employing a delay library including function information for specifying polygonal lines..." has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See In re Hirao, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and Kropa v. Robie, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

Applicants have also argued that the prior art does not teach modeling Ids-Vds characteristics or a delay library by specifying polygonal lines. The examiner assets

Application/Control Number: 09/879,197 Page 3

Art Unit: 2128

that applicants claimed polygonal lines are merely disclosed to be "samples" of the Ids-Vds characteristics (i.e. E(t) represented as E1 for a period  $\Delta t_1$ ) which are stored in a library. (See: specification page 12, line 12-25) The examiner has interpreted this waveform sampling to be equivalent to the well-known digital sampling techniques (i.e. basic variable rate (VRS) or Nyquist digital sampling of a waveform) where the rate is defined by the period  $t_n$  as would have been known to any skilled artisan. Hence, a skilled artisan would have knowingly incorporated using the same reasoning cited below under 103(a) rejections.

The examiner therefore maintains the 35 USC 103(a) rejection of claims 1-3 and 5-6.

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Application/Control Number: 09/879,197

Art Unit: 2128

3. Claims 1-3, 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over "CMOS Gate Delay Models for General RLC Loading", R. Arunachalam et al, Proceedings International Conference on Computer Design, ICCD 97', IEEE 1997, in view of "A Comprehensive Submicrometer MOST Delay Model and its Application to CMOS Buffers", P. Cocchini et al, IEEE Journal of Solid-State Circuits, Vol. 32, No. 8, August 1997.

Page 4

Independent claim 1 is drawn to the following elements.

Delay time estimation for logic circuit by:

Modeling MOS transistor by resistive element having

Fixed resistance

Time varying power source voltage

Segmenting modeled MOS transistor characteristic into regions

First region where current increases as gate potential varies

Second (saturation) region where current decreases for constant gate potential

Third (linearity) region where current decreases for constant gate potential

Regarding independent claim 1: Arunachalam discloses a model for delay time estimation of a logic circuit in terms of a <u>time varying voltage source</u> in series with <u>a constant (fixed) resistance</u> (Abstract, page 224, column 2, lines 6&7). Arunachalam teaches the elements of the claimed limitations of the present invention (claim 1) as follows:

<u>Delay time estimation for logic circuit</u>: Arunachalam discloses a model for delay time estimation of a logic circuit. (Pages 226-229, Section 3.3)

<u>Modeling MOS transistor by resistive element</u>: Arunachalam teaches a model for a logic circuit (gate level) that includes a resistive element (fixed resistance). (Abstract,

Sections 2&3, pages 226-229, Section 3.3, Figs. 1-5), (See below: <u>Cocchini</u> teaches a <u>transistor level</u> model)

<u>Fixed resistance</u>: Arunachalam teaches a model for delay time estimation in a logic circuit that includes a <u>fixed (constant) resistance</u>. (Abstract, page 225, column 1, lines 10&11, page 225, Section 3.0, page 226, Section 3.1, page 224, column 2, lines 6&7, Section 4, Figs. 4-10)

<u>Time varying power source voltage</u>: Arunachalam teaches a model for delay time estimation in a logic circuit that includes a <u>time varying voltage source</u> model. (Abstract, page 225, column 1, lines 10&11, page 226, Section 3.2, page 224, column 2, lines 6&7, Section 4, Figs. 4-10)

Arunachalam does not explicitly teach <u>segmenting a transistor model into regions</u> of device operation.

Cocchini discloses a <u>transistor level model</u> for delay time estimation of a logic circuit that includes <u>segmenting the transistor model</u> into <u>regions of device operation</u> including off, saturation, and linearity regions. Cocchini teaches the elements of the claimed limitations of the present invention (claim 1) as follows:

Segmenting modeled MOS transistor characteristic into regions: Cocchini discloses segmenting the transistor model into regions of device operation. (Figure 2, pages 1255-1257, Section III: MOST Delay Model) Cocchini actually teaches beyond the requirements of the claimed limitations of the present invention in that there are five regions but includes the claimed elements of the first, second and third region as a subset. (See below)

First region where current increases as gate potential varies: Cocchini discloses a region where current is increasing as the gate potential varies. For example, in Region 0 of Cocchini, the current is increasing (charging) as the input voltage (and hence the output voltage (Vo)) increases (i.e. varies). (See: page 1255, column 1, paragraph 4, Section III MOST Delay Model, Equation 7)

Page 6

Second (saturation) region where current decreases for constant gate potential: Regions 1 and 2 of Cocchini disclose saturation regions of the transistor model. In Region 2, for example, Cocchini discloses a saturation region where the charge is now decreasing (negligible) and Vi is now equal to Vdd (i.e. constant). (See: page 1256, column 1, last paragraph (Section C. Region 2))

Third (linearity) region where current decreases for constant gate potential: Regions 3 and 4 of Cocchini disclose linearity regions of the transistor model. In Region 4, for example, Cocchini discloses a <u>linearity region</u> where the charge is now decreasing (negligible) and input voltage is constant and equal to Vdd. (See: page 1257, column 1, 2nd paragraph (Section E. Region 4))

It would have been obvious to one having ordinary skill in the art at the time the claimed invention was made to modify the teachings of Arunachalam relating to a modeling delay time of a logic circuit in terms of a time varying voltage source in series with a constant (fixed) resistance, with the teachings of Cocchini relating to a transistor <u>level model</u> for delay time estimation of a logic circuit that includes <u>segmenting</u> the transistor model into regions of device operation, to realize the claimed invention. An obvious motivation exists since this area of technology is highly competitive with many

types of delay time estimation techniques available in the market place (see Dagenais Abstract, for example) and large amounts of money being spent in product development and improvement to solve problems arising from modeling logic circuit delays for increased signal speeds. (See: Cocchini and Arunachalam, Introductions) Accordingly, a skilled artisan would have made an effort to become aware of what capabilities had already been developed in the market place and, hence, would have been motivated to modify the teachings of Arunachalam with the teachings of Cocchini in order to reduce development time and cost.

## Dependent claim 2 is further drawn to:

A circuit of a plurality of logic circuits including MOS transistors by;

Segmenting logic circuit last-stage MOS transistor characteristic into

First region where current increases as gate potential varies

Second (saturation) region where current decreases for constant gate potential

Third (linearity) region where current decreases for constant gate potential

Regarding dependent claim 2: Dependent claim 2 merely requires that the elements of claim 1 relating to segmenting the logic circuit into regions be applied to a plurality of logic circuits comprised of MOS transistors to a final stage logic element. Arunachalam teaches delay time estimation modeling of gate and cell level (multiple logic circuits) logic circuits (i.e. a plurality or logic circuits (all stages)) as noted above. Cocchini discloses a transistor level model (MOS transistors) for delay time estimation of a logic circuit that includes segmenting the transistor model into regions of device operation (saturation, linearity, etc.) as noted above. Accordingly, these limitations are rendered obvious in view of the reasoning and prior art as previously cited above.

### Dependent claim 3 is further drawn to:

(E) Powers source voltage = Rs (resistance model of power source) x (i) charge current of load model (t) + (v) charge voltage of load model (t).

Regarding dependent claim 3: The equation of claim 3 requires that the voltage (E) of the power source be equal to the resistance model (Rs) times the charge current (i) plus the charge voltage (v) of the load model for time (Δt 1,2) required to reach the power source voltage (boundary). (i.e. a time based representation of the fixed resistive element and power source voltage) Arunachalam teaches the resulting gate effects of a time-varying voltage source and a fixed resistive element for a wide range of effective capacitive load values represented as time duration slope ramps (curves) of gate voltage. (See Arunachalam pages 226-229, Section 3.1-4.0, Figs. 4-10, page 227, especially paragraphs 2-6) The examiner further notes that both the source and load models have been disclosed by applicants to be known prior art. (See: specification page 3, lines 6-27)

<u>Dependent claim 5 is further drawn to</u>: Computer code program medium of claim 1 limitations

Regarding dependent claim 5: Dependent claim 5 merely claims the computer program medium for the program code to perform the method claimed in independent claim 1 and is therefor rejected using the same reasoning as cited above.

Regarding dependent claim 6: Dependent claim 5 merely requires that the delay calculation determine the input slew rate at the last stage of internal delay based in the input rate and an extracted delay parameter. This limitation is rendered obvious in view of Cocchini which teaches that the delay calculation is determined over the entire model, i.e. over all (including final) cells (See: page 1260, Section C).

#### Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure, careful consideration should be given prior to applicant's response to this Office Action.

- U.S. Patent 6,066,177 issued to Iwanishi teaches time delay estimation in logic circuits and a delay library.
- U.S. Patent 6,606,587 issued to Nassif et al teaches time delay estimation in logic circuits.
- U.S. Patent 6,099,576 issued to Jiang teaches time delay estimation in logic circuits.

Application/Control Number: 09/879,197 Page 10

Art Unit: 2128

"Efficent Gate Delay Modeling for Large Interconnect Loads", A.B. Kahng et al, IEEE 0-

8186-7286-2/96, IEEE 1996 teaches time delay estimation in logic circuits.

Applicant's arguments filed 6 January 2005 with respect to amended claims 1-3 and 5-6

have been fully considered and are persuasive. The 35 USC 103(a) rejection of claims

1-3, and 5-6, and the objection to the specification have now been withdrawn in view of

applicants amendment to the claims, amendment to the specification, and arguments

filed 6 January 2005.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Fred Ferris whose telephone number is 571-272-3778

and whose normal working hours are 8:30am to 5:00pm Monday to Friday. Any inquiry

of a general nature relating to the status of this application should be directed to the

group receptionist whose telephone number is 571-272-3700. If attempts to reach the

examiner by telephone are unsuccessful, the examiner's supervisor, Jean Homere can

be reached at 571-272-3780. The Official Fax Number is: (703) 872-9306

Fred Ferris, Patent Examiner
Simulation and Emulation, Art Unit 2128

U.S. Patent and Trademark Office

Randolph Building, Room 5D19

401 Dulany Street Alexandria, VA 22313

Phone: (571-272-3778)

Fred.Ferris@uspto.gov

r real emagaspio.gov

May 13, 2005

JEAN P. HOMERE PRIMARY EXAMINER